"Spiking Row-by-Row FPGA Multi-Kernel and Multi-Layer Convolution Processor."

Ricardo Tapiador-Morales et al. (2019)

Details and statistics

DOI: 10.1109/FPL.2019.00046

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-13

a service of  Schloss Dagstuhl - Leibniz Center for Informatics