"Process variation aware data management for STT-RAM cache design."

Zhenyu Sun, Xiuyuan Bi, Hai Li (2012)

Details and statistics

DOI: 10.1145/2333660.2333706

access: closed

type: Conference or Workshop Paper

metadata version: 2022-08-10

a service of  Schloss Dagstuhl - Leibniz Center for Informatics