"A robust and low power dual data rate (DDR) flip-flop using c-elements."

Srikanth V. Devarapalli, Payman Zarkesh-Ha, Steven C. Suddarth (2010)

> Home

Details and statistics

DOI: 10.1109/ISQED.2010.5450403

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/DevarapalliZS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/DevarapalliZS10
Srikanth V. Devarapalli, Payman Zarkesh-Ha, Steven C. Suddarth:
A robust and low power dual data rate (DDR) flip-flop using c-elements. ISQED 2010: 147-150

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.