"A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD ..."

Olivier Richard et al. (2010)

Details and statistics

DOI: 10.1109/ISSCC.2010.5433941

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

a service of  Schloss Dagstuhl - Leibniz Center for Informatics