Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 0.65-V 12-16-GHz Sub-Sampling PLL With 56.4-fsrms Integrated ..."

Zhao Zhang, Guang Zhu, C. Patrick Yue (2020)

> Home

Details and statistics

DOI: 10.1109/JSSC.2020.2967562

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ZhangZY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ZhangZY20
Zhao Zhang, Guang Zhu, C. Patrick Yue:
A 0.65-V 12-16-GHz Sub-Sampling PLL With 56.4-fs_rms Integrated Jitter and -256.4-dB FoM. IEEE J. Solid State Circuits 55(6): 1665-1683 (2020)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.