"A 1-ps Bin Size 4.87-ps Resolution FPGA Time-to-Digital Converter Based on ..."

Poki Chen et al. (2022)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2022.3225873

access: open

type: Journal Article

metadata version: 2023-01-05

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/ChenWKACWM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/ChenWKACWM22
Poki Chen, Joshua Adiel Wijaya, Seiji Kajihara, Trio Adiono, Hsiang-Yu Chen, Ruei-Ting Wang, Yousuke Miyake:
A 1-ps Bin Size 4.87-ps Resolution FPGA Time-to-Digital Converter Based on Phase Wrapping Sorting and Selection. IEEE Access 10: 126429-126439 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.