![](https://dblp.dagstuhl.de/img/logo.ua.320x120.png)
![](https://dblp.dagstuhl.de/img/dropdown.dark.16x16.png)
![](https://dblp.dagstuhl.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
![search dblp](https://dblp.dagstuhl.de/img/search.dark.16x16.png)
default search action
"Thin-Film Transistor Simulations With the Voltage-In-Current Latency ..."
Wei Chun Chin et al. (2021)
- Wei Chun Chin
, Andrei Pashkovich
, José E. Schutt-Ainé, Nur Syazreen Ahmad
, Patrick Goh
:
Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion Method. IEEE Access 9: 159334-159348 (2021)
![](https://dblp.dagstuhl.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.