"Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via ..."

Liang Ma et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2017.2750923

access: open

type: Journal Article

metadata version: 2018-11-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/MaLLA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/MaLLA17
Liang Ma, Luciano Lavagno, Mihai Teodor Lazarescu, Arslan Arif:
Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis. IEEE Access 5: 18953-18974 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.