"FPGA design of FFT based intelligent accelerator with optimized Wallace ..."

L. Malathi, A. Bharathi, A. N. Jayanthi (2024)

> Home

Details and statistics

DOI: 10.1016/J.BSPC.2023.105599

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/bspc/MalathiBJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/bspc/MalathiBJ24
L. Malathi, A. Bharathi, A. N. Jayanthi:
FPGA design of FFT based intelligent accelerator with optimized Wallace tree multiplier for image super resolution and quality enhancement. Biomed. Signal Process. Control. 88(Part B): 105599 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.