"Determining Optimal Coherency Interface for Many-Accelerator SoCs Using ..."

Kshitij Bhardwaj et al. (2019)

> Home

Details and statistics

DOI: 10.1109/LCA.2019.2910521

access: closed

type: Journal Article

metadata version: 2020-03-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cal/BhardwajH0BHW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cal/BhardwajH0BHW19
Kshitij Bhardwaj, Marton Havasi, Yuan Yao, David M. Brooks, José Miguel Hernández-Lobato, Gu-Yeon Wei:
Determining Optimal Coherency Interface for Many-Accelerator SoCs Using Bayesian Optimization. IEEE Comput. Archit. Lett. 18(2): 119-123 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.