"A Scalable and Efficient In-Memory Interconnect Architecture for Automata ..."

Elaheh Sadredini et al. (2019)

> Home

Details and statistics

DOI: 10.1109/LCA.2019.2909870

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cal/SadrediniRVSS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cal/SadrediniRVSS19
Elaheh Sadredini, Reza Rahimi, Vaibhav Verma, Mircea Stan, Kevin Skadron:
A Scalable and Efficient In-Memory Interconnect Architecture for Automata Processing. IEEE Comput. Archit. Lett. 18(2): 87-90 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.