"Two-stage low power test data compression for digital VLSI circuits."

K. Thilagavathi, S. Sivanantham (2018)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2018.07.009

access: closed

type: Journal Article

metadata version: 2020-02-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/ThilagavathiS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/ThilagavathiS18
K. Thilagavathi, S. Sivanantham:
Two-stage low power test data compression for digital VLSI circuits. Comput. Electr. Eng. 71: 309-320 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.