"A low-latency memory-cube network with dual diagonal mesh topology and ..."

Masashi Oda, Kai Keida, Ryota Yasudo (2024)

> Home

Details and statistics

DOI: 10.1002/CPE.8290

access: closed

type: Journal Article

metadata version: 2025-01-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/concurrency/OdaKY24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/concurrency/OdaKY24
Masashi Oda, Kai Keida, Ryota Yasudo:
A low-latency memory-cube network with dual diagonal mesh topology and bypassed pipelines. Concurr. Comput. Pract. Exp. 36(28) (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.