"A Low-Voltage, Low-Power 4-bit BCD Adder, designed using the Clock Gated ..."

Dipankar Saha et al. (2013)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2018-08-13

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/SahaBMS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/SahaBMS13
Dipankar Saha, Subhramita Basak, Sagar Mukherjee, Chandan Kumar Sarkar:
A Low-Voltage, Low-Power 4-bit BCD Adder, designed using the Clock Gated Power Gating, and the DVT Scheme. CoRR abs/1309.7163 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.