"Area-Delay-Efficeint FPGA Design of 32-bit Euclid's GCD based on Sum of ..."

Saeideh Nabipour, Masoume Gholizade, Nima Nabipour (2021)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2021-07-07

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/abs-2107-02762
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2107-02762
Saeideh Nabipour, Masoume Gholizade, Nima Nabipour:
Area-Delay-Efficeint FPGA Design of 32-bit Euclid's GCD based on Sum of Absolute Difference. CoRR abs/2107.02762 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.