"VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding ..."

Ning Wang et al. (2025)

> Home

Details and statistics

DOI: 10.48550/ARXIV.2504.19099

access: open

type: Informal or Other Publication

metadata version: 2025-07-31

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2504-19099
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2504-19099
Ning Wang, Bingkun Yao, Jie Zhou, Yuchen Hu, Xi Wang, Nan Guan, Zhe Jiang:
VeriDebug: A Unified LLM for Verilog Debugging via Contrastive Embedding and Guided Correction. CoRR abs/2504.19099 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.