"Algorithmic Optimization of BDDs and Performance Evaluation for ..."

Saurabh Chaudhury, Anirban Dutta (2011)

> Home

Details and statistics

DOI: 10.4236/CS.2011.23031

access: open

type: Journal Article

metadata version: 2020-06-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/cs/ChaudhuryD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cs/ChaudhuryD11
Saurabh Chaudhury, Anirban Dutta:
Algorithmic Optimization of BDDs and Performance Evaluation for Multi-level Logic Circuits with Area and Power Trade-offs. Circuits Syst. 2(3): 217-224 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.