"An FPGA Design for Real-Time Image Denoising."

Ahmed Ben Atitallah (2022)

> Home

Details and statistics

DOI: 10.32604/CSSE.2022.024393

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/csse/Atitallah22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/csse/Atitallah22
Ahmed Ben Atitallah:
An FPGA Design for Real-Time Image Denoising. Comput. Syst. Sci. Eng. 43(2): 803-816 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.