"High-Speed Low-Power Flash ADC Architecture Using Switched-Capacitor ..."

Saleh Abdel-Hafeez, Ali M. Shatnawi (2018)

> Home

Details and statistics

DOI: 10.1007/S00034-017-0673-8

access: closed

type: Journal Article

metadata version: 2020-12-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/Abdel-HafeezS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/Abdel-HafeezS18
Saleh Abdel-Hafeez, Ali M. Shatnawi:
High-Speed Low-Power Flash ADC Architecture Using Switched-Capacitor Positive Feedback Comparator and Parallel Single-Gate Encoder. Circuits Syst. Signal Process. 37(6): 2492-2510 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.