"A Structured Fast Algorithm for the VLSI Pipeline Implementation of ..."

Doru-Florin Chiper (2021)

> Home

Details and statistics

DOI: 10.1007/S00034-021-01718-5

access: closed

type: Journal Article

metadata version: 2021-10-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/Chiper21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/Chiper21
Doru-Florin Chiper:
A Structured Fast Algorithm for the VLSI Pipeline Implementation of Inverse Discrete Cosine Transform. Circuits Syst. Signal Process. 40(11): 5351-5366 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.