"Analyzing the Impact of Bootstrapped ADC with Augmented NMOS Sleep ..."

Prateek Jain, Shyam Akashe (2014)

> Home

Details and statistics

DOI: 10.1007/S00034-013-9736-7

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/JainA14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/JainA14
Prateek Jain, Shyam Akashe:
Analyzing the Impact of Bootstrapped ADC with Augmented NMOS Sleep Transistors Configuration on Performance Parameters. Circuits Syst. Signal Process. 33(7): 2009-2025 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.