"VLSI Implementation of Double-Precision Floating-Point Multiplier Using ..."

Manish Kumar Jaiswal, Ray C. C. Cheung (2013)

> Home

Details and statistics

DOI: 10.1007/S00034-012-9457-3

access: closed

type: Journal Article

metadata version: 2020-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/JaiswalC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/JaiswalC13
Manish Kumar Jaiswal, Ray C. C. Cheung:
VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique. Circuits Syst. Signal Process. 32(1): 15-27 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.