"Input-Output Scheduling and Control for Efficient FPGA Realization of ..."

Dibakar Pradhan, Pramod Kumar Meher, Bimal Kumar Meher (2024)

> Home

Details and statistics

DOI: 10.1007/S00034-024-02793-0

access: closed

type: Journal Article

metadata version: 2024-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/PradhanMM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/PradhanMM24
Dibakar Pradhan, Pramod Kumar Meher, Bimal Kumar Meher:
Input-Output Scheduling and Control for Efficient FPGA Realization of Digit-Serial Multiplication Over Generic Binary Extension Fields. Circuits Syst. Signal Process. 43(12): 7729-7749 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.