"A 1 μs Locking Time Dual Loop ADPLL with Foreground Calibration-Based ..."

Jagdeep Kaur Sahani, Anil Singh, Alpana Agarwal (2022)

> Home

Details and statistics

DOI: 10.1007/S00034-021-01861-Z

access: closed

type: Journal Article

metadata version: 2022-03-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/SahaniSA22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/SahaniSA22
Jagdeep Kaur Sahani, Anil Singh, Alpana Agarwal:
A 1 μs Locking Time Dual Loop ADPLL with Foreground Calibration-Based 6 ps Resolution Flash TDC in 180 nm CMOS. Circuits Syst. Signal Process. 41(3): 1299-1323 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.