"A Reduced-sp- \(\hbox {D3L}_{\mathrm{sum}}\) Adder-Based High Frequency ..."

Zain Shabbir, Anas Razzaq Ghumman, Shabbir Majeed Chaudhry (2016)

> Home

Details and statistics

DOI: 10.1007/S00034-015-0201-7

access: closed

type: Journal Article

metadata version: 2020-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/ShabbirGC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/ShabbirGC16
Zain Shabbir, Anas Razzaq Ghumman, Shabbir Majeed Chaudhry:
A Reduced-sp- \(\hbox {D3L}_{\mathrm{sum}}\) Adder-Based High Frequency \(4\times 4\) Bit Multiplier Using Dadda Algorithm. Circuits Syst. Signal Process. 35(9): 3113-3134 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.