"A New Approach for Gate-Level Delay-Insensitive Asynchronous Logic."

Zhao Wang, Xiao He, Carl Sechen (2015)

> Home

Details and statistics

DOI: 10.1007/S00034-014-9917-Z

access: closed

type: Journal Article

metadata version: 2020-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/WangHS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/WangHS15
Zhao Wang, Xiao He, Carl Sechen:
A New Approach for Gate-Level Delay-Insensitive Asynchronous Logic. Circuits Syst. Signal Process. 34(5): 1431-1459 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.