"A Diagnosable Network-on-Chip for FPGA Verification of Intellectual ..."

Kyuseung Han et al. (2019)

> Home

Details and statistics

DOI: 10.1109/MDAT.2018.2890238

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/HanLLL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/HanLLL19
Kyuseung Han, Jae-Jin Lee, Woojoo Lee, Jinho Lee:
A Diagnosable Network-on-Chip for FPGA Verification of Intellectual Properties. IEEE Des. Test 36(2): 81-87 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.