"Energy-Efficient Decoding and Encoding Hardware for Optimized Posit ..."

Aditya Anirudh Jonnalagadda et al. (2025)

> Home

Details and statistics

DOI: 10.1109/LES.2024.3485002

access: closed

type: Journal Article

metadata version: 2025-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esl/JonnalagaddaTVKA25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/JonnalagaddaTVKA25
Aditya Anirudh Jonnalagadda, Rishi Thotli, Sreehari Veeramachaneni, Uppugunduru Anil Kumar, Syed Ershad Ahmed:
Energy-Efficient Decoding and Encoding Hardware for Optimized Posit Arithmetic. IEEE Embed. Syst. Lett. 17(3): 131-134 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.