"A Scan-BIST Structure to Test Delay Faults in Sequential Circuits."

Patrick Girard et al. (1999)

Details and statistics

DOI: 10.1023/A:1008305507376

access: closed

type: Journal Article

metadata version: 2023-03-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics