"Formal Verification of Analog and Mixed Signal Designs Using SPICE Circuit ..."

Kusum Lata, Subir K. Roy (2013)

> Home

Details and statistics

DOI: 10.1007/S10836-013-5407-7

access: closed

type: Journal Article

metadata version: 2024-07-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/LataR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/LataR13
Kusum Lata, Subir K. Roy:
Formal Verification of Analog and Mixed Signal Designs Using SPICE Circuit Simulation Traces. J. Electron. Test. 29(5): 715-740 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.