"Hierarchical Modeling of the VLSI Design Process."

Amir K. Hekmatpour, Alex Orailoglu, Paul M. Chau (1991)

Details and statistics

DOI: 10.1109/64.79710

access: closed

type: Journal Article

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics