"45-nm silicon-on-insulator CMOS technology integrating embedded DRAM for ..."

Subramanian S. Iyer et al. (2011)

> Home

Details and statistics

DOI: 10.1147/JRD.2011.2108112

access: closed

type: Journal Article

metadata version: 2022-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ibmrd/IyerFBCCJLMNNNPSSVWWYCA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ibmrd/IyerFBCCJLMNNNPSSVWWYCA11
Subramanian S. Iyer, Greg G. Freeman, Colin Brodsky, Anthony I. Chou, Dan Corliss, Sameer H. Jain, Naftali E. Lustig, Vincent McGahay, Shreesh Narasimha, James P. Norum, Karen A. Nummy, Paul C. Parries, Sujatha Sankaran, Chris D. Sheraw, Pushkara Rao Varanasi, Geng Wang, Mary E. Weybright, Xiaojun Yu, Emmanuel Crabbe, Paul D. Agnello:
45-nm silicon-on-insulator CMOS technology integrating embedded DRAM for high-performance server and ASIC applications. IBM J. Res. Dev. 55(3): 5 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.