default search action
"FPGA implementation of a challenge pre-processing structure arbiter PUF ..."
Wei Ge et al. (2020)
- Wei Ge, Shenxin Hu, Ji Quan Huang, Bo Liu, Min Zhu:
FPGA implementation of a challenge pre-processing structure arbiter PUF designed for machine learning attack resistance. IEICE Electron. Express 17(2): 20190670 (2020)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.