"Efficient bit-parallel systolic architecture for multiplication and ..."

Kee-Won Kim, Seung-Hoon Kim (2018)

> Home

Details and statistics

DOI: 10.1587/ELEX.14.20171195

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/KimK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/KimK18
Kee-Won Kim, Seung-Hoon Kim:
Efficient bit-parallel systolic architecture for multiplication and squaring over GF(2^m). IEICE Electron. Express 15(2): 20171195 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.