"Bit-serial systolic accelerator design for convolution operations in ..."

Lin Li et al. (2020)

> Home

Details and statistics

DOI: 10.1587/ELEX.17.20200308

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/LiHHZ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/LiHHZ20
Lin Li, Jianhao Hu, Qiu Huang, Wanting Zhou:
Bit-serial systolic accelerator design for convolution operations in convolutional neural networks. IEICE Electron. Express 17(20): 20200308 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.