"An Energy-Efficient Floorplan Driven High-Level Synthesis Algorithm for ..."

Shin-ya Abe et al. (2015)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E98.A.1376

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/AbeSUYT15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/AbeSUYT15
Shin-ya Abe, Youhua Shi, Kimiyoshi Usami, Masao Yanagisawa, Nozomu Togawa:
An Energy-Efficient Floorplan Driven High-Level Synthesis Algorithm for Multiple Clock Domains Design. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 98-A(7): 1376-1391 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.