"High-Bitrate-Measurement-System-Oriented Lower-Jitter 113-Gbit/s 2: 1 ..."

Yutaka Arayashiki et al. (2013)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E96.C.912

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/ArayashikiKOMAM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/ArayashikiKOMAM13
Yutaka Arayashiki, Takashi Kamizono, Yukio Ohkubo, Taisuke Matsumoto, Yoshiaki Amano, Yutaka Matsuoka:
High-Bitrate-Measurement-System-Oriented Lower-Jitter 113-Gbit/s 2: 1 Multiplexer and 1: 2 Demultiplexer Modules Using 1-µm InP/InGaAs/InP Double Heterojunction Bipolar Transistors. IEICE Trans. Electron. 96-C(6): 912-919 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.