"A Floorplan-Driven High-Level Synthesis Algorithm for Multiplexer ..."

Koichi Fujiwara et al. (2015)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E98.A.1392

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/FujiwaraKAYT15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/FujiwaraKAYT15
Koichi Fujiwara, Kazushi Kawamura, Shin-ya Abe, Masao Yanagisawa, Nozomu Togawa:
A Floorplan-Driven High-Level Synthesis Algorithm for Multiplexer Reduction Targeting FPGA Designs. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 98-A(7): 1392-1405 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.