"FPGA Implementation of a Stereo Matching Processor Based on ..."

Masanori Hariyama et al. (2005)

> Home

Details and statistics

DOI: 10.1093/IETFEC/E88-A.12.3516

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/HariyamaKSK05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/HariyamaKSK05
Masanori Hariyama, Yasuhiro Kobayashi, Haruka Sasaki, Michitaka Kameyama:
FPGA Implementation of a Stereo Matching Processor Based on Window-Parallel-and-Pixel-Parallel Architecture. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 88-A(12): 3516-3522 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.