"Low-Voltage and Low-Power Logic, Memory, and Analog Circuit Techniques for ..."

Koichiro Ishibashi et al. (2006)

> Home

Details and statistics

DOI: 10.1093/IETELE/E89-C.3.250

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/IshibashiFYOAHSMITIKHT06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/IshibashiFYOAHSMITIKHT06
Koichiro Ishibashi, Tetsuya Fujimoto, Takahiro Yamashita, Hiroyuki Okada, Yukio Arima, Yasuyuki Hashimoto, Kohji Sakata, Isao Minematsu, Yasuo Itoh, Haruki Toda, Motoi Ichihashi, Yoshihide Komatsu, Masato Hagiwara, Toshiro Tsukada:
Low-Voltage and Low-Power Logic, Memory, and Analog Circuit Techniques for SoCs Using 90 nm Technology and Beyond. IEICE Trans. Electron. 89-C(3): 250-262 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.