"A 300 MHz Embedded Flash Memory with Pipeline Architecture and Offset-Free ..."

Shinya Kajiyama et al. (2009)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E92.C.1258

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/KajiyamaFKMYS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KajiyamaFKMYS09
Shinya Kajiyama, Masamichi Fujito, Hideo Kasai, Makoto Mizuno, Takanori Yamaguchi, Yutaka Shinagawa:
A 300 MHz Embedded Flash Memory with Pipeline Architecture and Offset-Free Sense Amplifiers for Dual-Core Automotive Microcontrollers. IEICE Trans. Electron. 92-C(10): 1258-1264 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.