"Design and Verification of On-Chip Impedance-Matching Circuit Using ..."

Haruichi Kanaya et al. (2006)

> Home

Details and statistics

DOI: 10.1093/IETELE/E89-C.12.1888

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/KanayaPKY06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KanayaPKY06
Haruichi Kanaya, Ramesh K. Pokharel, Fuminori Koga, Keiji Yoshida:
Design and Verification of On-Chip Impedance-Matching Circuit Using Transmission-Line Theory for 2.4 GHz-Band Wireless Receiver Front-End. IEICE Trans. Electron. 89-C(12): 1888-1895 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.