Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Novel High-Speed and Low-Voltage CMOS Level-Up/Down Shifter Design for ..."

Ji-Hoon Lim et al. (2007)

> Home

Details and statistics

DOI: 10.1093/IETELE/E90-C.3.644

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/LimHJKW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LimHJKW07
Ji-Hoon Lim, Jong-Chan Ha, Won-Young Jung, Yong-Ju Kim, Jae-Kyung Wee:
A Novel High-Speed and Low-Voltage CMOS Level-Up/Down Shifter Design for Multiple-Power and Multiple-Clock Domain Chips. IEICE Trans. Electron. 90-C(3): 644-648 (2007)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.