"MTTF-Aware Design Methodology of Adaptively Voltage Scaled Circuit with ..."

Yutaka Masuda, Masanori Hashimoto (2019)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E102.A.867

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/MasudaH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MasudaH19
Yutaka Masuda, Masanori Hashimoto:
MTTF-Aware Design Methodology of Adaptively Voltage Scaled Circuit with Timing Error Predictive Flip-Flop. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 102-A(7): 867-877 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.