"Asymmetric Slope Dual Mode Differential Logic Circuit for Compatibility of ..."

Masao Morimoto, Makoto Nagata, Kazuo Taki (2007)

> Home

Details and statistics

DOI: 10.1093/IETELE/E90-C.4.675

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/MorimotoNT07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MorimotoNT07
Masao Morimoto, Makoto Nagata, Kazuo Taki:
Asymmetric Slope Dual Mode Differential Logic Circuit for Compatibility of Low-Power and High-Speed Operations. IEICE Trans. Electron. 90-C(4): 675-682 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.