"Register-Transfer Module Selection for Sub-Micron ASIC Design."

Vasily G. Moshnyaga, Yutaka Mori, Keikichi Tamaru (1995)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition @ ieice.org
- export record
  dblp key:
  - journals/ieicet/MoshnyagaMT95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MoshnyagaMT95
Vasily G. Moshnyaga, Yutaka Mori, Keikichi Tamaru:
Register-Transfer Module Selection for Sub-Micron ASIC Design. IEICE Trans. Inf. Syst. 78-D(3): 252-255 (1995)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.