"The Realization of an Area-Efficient CMOS Bandgap Reference Circuit with ..."

Hiroki Sakurai, Yasuhiro Sugimoto (2007)

> Home

Details and statistics

DOI: 10.1093/IETELE/E90-C.2.499

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/SakuraiS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/SakuraiS07
Hiroki Sakurai, Yasuhiro Sugimoto:
The Realization of an Area-Efficient CMOS Bandgap Reference Circuit with Less than 1.25 V of Output Voltage Using a Fractional V_BE Amplification Scheme. IEICE Trans. Electron. 90-C(2): 499-506 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.