"Reducing Interconnect Complexity for Efficient Path Metric Memory ..."

Ming-Der Shieh, Tai-Ping Wang, Chien-Ming Wu (2008)

> Home

Details and statistics

DOI: 10.1093/IETISY/E91-D.9.2300

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/ShiehWW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/ShiehWW08
Ming-Der Shieh, Tai-Ping Wang, Chien-Ming Wu:
Reducing Interconnect Complexity for Efficient Path Metric Memory Management in Viterbi Decoders. IEICE Trans. Inf. Syst. 91-D(9): 2300-2311 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.