"Nested Loop Parallelization Using Polyhedral Optimization in High-Level ..."

Akihiro Suda et al. (2014)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E97.A.2498

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/SudaTTT14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/SudaTTT14
Akihiro Suda, Hideki Takase, Kazuyoshi Takagi, Naofumi Takagi:
Nested Loop Parallelization Using Polyhedral Optimization in High-Level Synthesis. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 97-A(12): 2498-2506 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.