"VLSI Architecture for the Low-Computation Cycle and Power-Efficient ..."

Lan-Da Van, Chin-Teng Lin, Yuan-Chu Yu (2007)

> Home

Details and statistics

DOI: 10.1093/IETFEC/E90-A.8.1644

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/VanLY07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/VanLY07
Lan-Da Van, Chin-Teng Lin, Yuan-Chu Yu:
VLSI Architecture for the Low-Computation Cycle and Power-Efficient Recursive DFT/IDFT Design. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 90-A(8): 1644-1652 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.